Home > Store

Application-Specific Integrated Circuits

Register your product to gain access to bonus material or receive a coupon.

Application-Specific Integrated Circuits

Book

  • Your Price: $67.99
  • List Price: $84.99
  • Usually ships in 24 hours.

Description

  • Copyright 1997
  • Dimensions: 7-3/8" x 9-1/4"
  • Pages: 1040
  • Edition: 1st
  • Book
  • ISBN-10: 0-321-60275-7
  • ISBN-13: 978-0-321-60275-6

This comprehensive book on application-specific integrated circuits (ASICs) describes the latest methods in VLSI-systems design. ASIC design, using commercial tools and pre-designed cell libraries, is the fastest, most cost-effective, and least error-prone method of IC design. As a consequence, ASICs and ASIC-design methods have become increasingly popular in industry for a wide range of applications.

The book covers both semicustom and programmable ASIC types. After describing the fundamentals of digital logic design and the physical features of each ASIC type, the book turns to ASIC logic design - design entry, logic synthesis, simulation, and test - and then to physical design - partitioning, floorplanning, placement, and routing. You will find here, in practical well-explained detail, everything you need to know to understand the design of an ASIC, and everything you must do to begin and to complete your own design.

Features

  • Broad coverage includes, in one information-packed volume, cell-based ICs, gate arrays, field-programmable gate arrays (FPGAs), and complex programmable logic devices (PLDs).
  • Examples throughout the book have been checked with a wide range of commercial tools to ensure their accuracy and utility.
  • Separate chapters and appendixes on both Verilog and VHDL, including material from IEEE standards, serve as a complete reference for high-level, ASIC-design entry.
As in other landmark VLSI books published by Addison-Wesley - from Mead and Conway to Weste and Eshraghian - the author's teaching expertise and industry experience illuminate the presentation of useful design methods. Any engineer, manager, or student who is working with ASICs in a design project, or who is simply interested in knowing more about the different ASIC types and design styles, will find this book to be an invaluable resource, reference, and guide.

Sample Content

Table of Contents

(Each chapter concludes with a Summary, Problems, Bibliography and References.)

1. Introduction to ASICs.

Types of ASIC.

Full-Custom ASICs.

Standard-Cell?Based ASICs.

Gate-Array?Based ASICs.

Channeled Gate-Array.

Channelless Gate-Array.

Structured Gate-Array.

Programmable Logic Devices.

Field-Programmable Gate Arrays.

Design Flow.

Case Study.

Economics of ASICs.

Comparison Between ASIC Technologies.

Product Cost.

ASIC Fixed Costs.

ASIC Variable Costs.

ASIC Cell Libraries.

2. CMOS Logic.

CMOS Transistors.

P-Channel Transistors.

Velocity Saturation.

SPICE Models.

Logic Levels.

The CMOS Process.

Sheet Resistance.

CMOS Design Rules.

Combinational Logic Cells.

Pushing Bubbles.

Drive Strength.

Transmission Gates.

Exclusive-OR Cell.

Sequential Logic Cells.

Latch.

Flip-Flop.

Clocked Inverter.

Datapath Logic Cells.

Datapath Elements.

Adders.

A Simple Example.

Multipliers.

Other Arithmetic Systems.

Other Datapath Operators.

I/O Cells.

Cell Compilers.

3. ASIC Library Design.

Transistors as Resistors.

Transistor Parasitic Capacitance.

Junction Capacitance.

Overlap Capacitance.

Gate Capacitance.

Input Slew Rate.

Logical Effort.

Predicting Delay.

Logical Area and Logical Efficiency.

Logical Paths.

Multistage Cells.

Optimum Delay.

Optimum Number of Stages.

Library-Cell Design.

Library Architecture.

Gate-Array Design.

Standard-Cell Design.

Datapath-Cell Design.

4. Programmable ASICs.

The Antifuse.

Metal?Metal Antifuse.

Static RAM.

EPROM and EEPROM Technology.

Practical Issues.

FPGAs in Use.

Specifications.

PREP Benchmarks.

FPGA Economics.

FPGA Pricing.

Pricing Examples.

5. Programmable ASIC Logic Cells.

Actel.

ACT 1 Logic Module.

Shannonés Expansion Theorem.

Multiplexer Logic as Function Generators.

ACT 2 and ACT 3 Logic Modules.

Timing Model and Critical Path.

Speed Grading.

Worst-Case Timing.

Actel Logic Module Analysis.

Xilinx LCA.

XC3000 CLB.

XC4000 Logic Block.

XC5200 Logic Block.

Xilinx CLB Analysis.

Altera FLEX.

Altera MAX.

Logic Expanders.

Timing Model.

Power Dissipation in Complex PLDs.

6. Programmable ASIC I/O Cells.

DC Output.

Totem-Pole Output.

Clamp Diodes.

AC Output.

Supply Bounce.

Transmission Lines.

DC Input.

Noise Margins.

Mixed-Voltage Systems.

AC Input.

Metastability.

Clock Input.

Registered Inputs.

Power Input.

Power Dissipation.

Power-On Reset.

Xilinx I/O Block.

Boundary Scan.

Other I/O Cells.

7. Programmable ASIC Interconnect.

Actel ACT.

Routing Resources.

Elmoreés Constant.

RC Delay in Antifuse Connections.

Antifuse Parasitic Capacitance.

ACT 2 and ACT 3 Interconnect.

Xilinx LCA.

Xilinx EPLD.

Altera MAX 5k and 7k.

Altera MAX 9k.

Altera FLEX.

8. Programmable ASIC Design Software.

Design Systems.

Xilinx.

Actel.

Altera.

Logic Synthesis.

FPGA Synthesis.

The Halfgate ASIC.

Xilinx.

Actel.

Altera.

Comparison.

FPGA Vendors.

Third-party Software.

9. Low-Level Design Entry.

Schematic Entry.

Hierarchical Design.

The Cell Library.

Names.

Schematic Icons and Symbols.

Nets.

Schematic Entry for ASICs and PCBs.

Connections.

Vectored Instances and Buses.

Edit-in-Place.

Attributes.

Netlist Screener.

Schematic-Entry Tools.

Back-Annotation.

Low-level Design Languages.

ABEL.

CUPL.

PALASM.

PLA Tools.

EDIF.

EDIF Syntax.

An EDIF Netlist Example.

An EDIF Schematic Icon.

An EDIF Example.

CFI Design Representation.

CFI Connectivity Model.

10. VHDL.

A Counter.

A 4-bit Multiplier.

An 8-bit Adder.

A Register-Accumulator.

Zero-Detector.

A Shift-Register.

A State Machine.

A Multiplier.

Packages and Test Bench.

Syntax and Semantics of VHDL.

Identifiers and Literals.

Entity and Architecture.

Packages and Libraries.

Standard Package.

Std_logic_1164 Package.

Textio Package.

Other Packages.

Creating Packages.

Interface Declaration.

Port Declaration.

Generics.

Type Declaration.

Other Declarations.

Object Declarations.

Subprogram Declarations.

Alias and Attribute Declarations.

Predefined Attributes.

Sequential Statements.

Wait Statement.

Assertion and Report Statements.

Assignment Statements.

Procedure Call.

If Statement.

Case Statement.

Other Sequential Control Statements.

Operators.

Arithmetic.

IEEE Synthesis Packages.

Concurrent Statements.

Block Statement.

Process Statement.

Concurrent Procedure Call.

Concurrent Signal Assignment.

Concurrent Assertion Statement.

Component Instantiation.

Generate Statement.

Execution.

Configurations and Specifications.

An Engine Controller.

11. Verilog HDL.

A Counter.

Basics of the Verilog Language.

Verilog Logic Values.

Verilog Data Types.

Other Wire Types.

Numbers.

Negative Numbers.

Strings.

Operators.

Arithmetic.

Hierarchy.

Procedures and Assignments.

Continuous Assignment Statement.

Sequential Block.

Procedural Assignments.

Timing Controls and Delay.

Timing Control.

Data Slip.

Wait Statement.

Blocking and Non-blocking Assignments.

Procedural Continuous Assignment.

Tasks and Functions.

Control Statements.

Case and If Statement.

Loop Statement.

Disable.

Fork and Join.

Logic Gate Modeling.

Built-in Logic Models.

User-defined Primitives.

Modeling Delay.

Net and Gate Delay.

Pin-to-pin Delay.

Altering Parameters.

A Viterbi Decoder.

Viterbi Encoder.

The Received Signal.

Testing the System.

Verilog Decoder Model.

Other Verilog Features.

Display Tasks.

File I/O Tasks.

Timescale, Simulation, and Timing Check Tasks.

PLA Tasks.

Stochastic Analysis Tasks.

Simulation Time Functions.

Conversion Functions.

Probability Distribution Functions.

Programming Language Interface.

The Viterbi Decoder.

12. Logic Synthesis.

A Logic-Synthesis Example.

A Comparator/MUX.

An Actel Version of the Comparator/MUX.

Inside a Logic Synthesizer.

Synthesis of the Viterbi Decoder.

ASIC I/O.

Flip-Flops.

The Top-Level Model.

Verilog and Logic Synthesis.

Verilog Modeling.

Delays in Verilog.

Blocking and Nonblocking Assignments.

Combinational Logic in Verilog.

Multiplexers In Verilog.

The Verilog Case Statement.

Decoders In Verilog.

Priority Encoder in Verilog.

Arithmetic in Verilog.

Sequential Logic in Verilog.

Component Instantiation in Verilog.

Datapath Synthesis in Verilog.

VHDL and Logic Synthesis.

Initialization and Reset.

Combinational Logic Synthesis in VHDL.

Multiplexers in VHDL.

Decoders in VHDL.

Adders in VHDL.

Sequential Logic in VHDL.

Instantiation in VHDL.

Shift Registers and Clocking in VHDL.

Adders and Arithmetic Functions.

Adder-subtracter and Donét Cares.

Finite-State Machine Synthesis.

FSM Synthesis in Verilog.

FSM Synthesis in VHDL.

Memory Synthesis.

Memory Synthesis in Verilog.

Memory Synthesis in VHDL.

The Multiplier.

Messages During Synthesis.

The Engine Controller.

Performance-Driven Synthesis.

Optimization of the Viterbi Decoder.

13. Simulation.

The Different Types of Simulation.

The Comparator/MUX Example.

Structural Simulation.

Static Timing Analysis.

Gate-Level Simulation.

Net Capacitance.

Logic Systems.

Signal Resolution.

Logic Strength.

How Logic Simulation Works.

VHDL Simulation Cycle.

Delay.

Cell Models.

Primitive Models.

Synopsys Models.

Verilog Models.

VHDL Models.

VITAL Models.

SDF in Simulation.

Delay Models.

Using a Library Data Book.

Input-Slope Delay Model.

Limitations of Logic Simulation.

Static Timing Analysis.

Hold Time.

Entry Delay.

Exit Delay.

External Setup Time.

Formal Verification.

An Example.

Understanding Formal Verification.

Adding an Assertion.

Completing a Proof.

Switch-Level Simulation.

Transistor-Level Simulation.

A PSpice Example.

SPICE Models.

14. Test.

The Importance of Test.

Boundary-Scan Test.

BST Cells.

BST Registers.

Instruction Decoder.

TAP Controller.

Boundary-Scan Controller.

A Simple Boundary-Scan Example.

BSDL.

Faults.

Reliability.

Fault Models.

Physical Faults.

Stuck-at Fault Model.

Logical Faults.

IDDQ Test.

Fault Collapsing.

Fault Collapsing Example.

Fault Simulation.

Serial Fault Simulation.

Parallel Fault Simulation.

Concurrent Fault Simulation.

Nondeterministic Fault Simulation.

Fault-Simulation Results.

Fault-Simulator Logic Systems.

Hardware Acceleration.

A Fault Simulation Example.

Fault Simulation in an ASIC Design Flow.

Automatic Test-Pattern Generation.

The D-Calculus.

A Basic ATPG Algorithm.

The PODEM Algorithm.

Controllability and Observability.

Scan Test.

Built-in Self-test.

LFSR.

Signature Analysis.

A Simple BIST Example.

Aliasing.

LFSR Theory.

LFSR Example.

MISR.

A Simple Test Example.

Test Logic Insertion.

How the Test Software Works.

ATVG and Fault Simulation.

Test Vectors.

Production Tester Vector Formats.

Test Flow.

The Viterbi Decoder Example.

15. ASIC Construction.

Physical Design.

CAD Tools.

Methods and Algorithms.

System Partitioning.

Estimating ASIC Size.

Power Dissipation.

Switching Current.

Short-Circuit Current.

Subthreshold and Leakage Current.

FPGA Partitioning.

ATM Simulator.

Automatic Partitioning with FPGAs.

Partitioning Methods.

Measuring Connectivity.

A Simple Partitioning Example.

Constructive Partitioning.

Iterative Partitioning Improvement.

The Kernighan?Lin Algorithm.

The Ratio-Cut Algorithm.

The Look-ahead Algorithm.

Simulated Annealing.

Other Partitioning Objectives.

16. Floorplanning and Placement.

Floorplanning.

Floorplanning Goals and Objectives.

Measurement of Delay in Floorplanning.

Floorplanning Tools.

Channel Definition.

I/O and Power Planning.

Clock Planning.

Placement.

Placement Terms and Definitions.

Placement Goals And Objectives.

Measurement of Placement Goals and Objectives.

Placement Algorithms.

Eigenvalue Placement Example.

Iterative Placement Improvement.

Placement Using Simulated Annealing.

Timing-Driven Placement Methods.

A Simple Placement Example.

Physical Design Flow.

Information Formats.

SDF for Floorplanning and Placement.

PDEF.

LEF and DEF.

17. Routing.

Global Routing.

Goals and Objectives.

Measurement of Interconnect Delay.

Global Routing Methods.

Global Routing Between Blocks.

Global Routing Inside Flexible Blocks.

Timing-Driven Methods.

Back-annotation.

Detailed Routing.

Goals and Objectives.

Measurement of Channel Density.

Algorithms.

Left-Edge Algorithm.

Constraints and Routing Graphs.

Area-Routing Algorithms.

Multilevel Routing.

Timing-Driven Detailed Routing.

Final Routing Steps.

Special Routing.

Clock Routing.

Power Routing.

Circuit Extraction and DRC.

SPF, RSPF and DSPF.

Design Checks.

Mask Preparation.

Appendix A. VHDL Resources.

BNF.

VHDL Syntax.

BNF Index.

Bibliography.

References.

Appendix B. Verilog HDLResources.

Explanation of the Verilog HDL BNF.

Verilog HDL Syntax.

BNF Index.

Verilog HDL LRM.

Bibliography.

References.

Glossary of Symbols and Acronyms.


Index

Updates

Submit Errata

More Information

InformIT Promotional Mailings & Special Offers

I would like to receive exclusive offers and hear about products from InformIT and its family of brands. I can unsubscribe at any time.

Overview


Pearson Education, Inc., 221 River Street, Hoboken, New Jersey 07030, (Pearson) presents this site to provide information about products and services that can be purchased through this site.

This privacy notice provides an overview of our commitment to privacy and describes how we collect, protect, use and share personal information collected through this site. Please note that other Pearson websites and online products and services have their own separate privacy policies.

Collection and Use of Information


To conduct business and deliver products and services, Pearson collects and uses personal information in several ways in connection with this site, including:

Questions and Inquiries

For inquiries and questions, we collect the inquiry or question, together with name, contact details (email address, phone number and mailing address) and any other additional information voluntarily submitted to us through a Contact Us form or an email. We use this information to address the inquiry and respond to the question.

Online Store

For orders and purchases placed through our online store on this site, we collect order details, name, institution name and address (if applicable), email address, phone number, shipping and billing addresses, credit/debit card information, shipping options and any instructions. We use this information to complete transactions, fulfill orders, communicate with individuals placing orders or visiting the online store, and for related purposes.

Surveys

Pearson may offer opportunities to provide feedback or participate in surveys, including surveys evaluating Pearson products, services or sites. Participation is voluntary. Pearson collects information requested in the survey questions and uses the information to evaluate, support, maintain and improve products, services or sites, develop new products and services, conduct educational research and for other purposes specified in the survey.

Contests and Drawings

Occasionally, we may sponsor a contest or drawing. Participation is optional. Pearson collects name, contact information and other information specified on the entry form for the contest or drawing to conduct the contest or drawing. Pearson may collect additional personal information from the winners of a contest or drawing in order to award the prize and for tax reporting purposes, as required by law.

Newsletters

If you have elected to receive email newsletters or promotional mailings and special offers but want to unsubscribe, simply email information@informit.com.

Service Announcements

On rare occasions it is necessary to send out a strictly service related announcement. For instance, if our service is temporarily suspended for maintenance we might send users an email. Generally, users may not opt-out of these communications, though they can deactivate their account information. However, these communications are not promotional in nature.

Customer Service

We communicate with users on a regular basis to provide requested services and in regard to issues relating to their account we reply via email or phone in accordance with the users' wishes when a user submits their information through our Contact Us form.

Other Collection and Use of Information


Application and System Logs

Pearson automatically collects log data to help ensure the delivery, availability and security of this site. Log data may include technical information about how a user or visitor connected to this site, such as browser type, type of computer/device, operating system, internet service provider and IP address. We use this information for support purposes and to monitor the health of the site, identify problems, improve service, detect unauthorized access and fraudulent activity, prevent and respond to security incidents and appropriately scale computing resources.

Web Analytics

Pearson may use third party web trend analytical services, including Google Analytics, to collect visitor information, such as IP addresses, browser types, referring pages, pages visited and time spent on a particular site. While these analytical services collect and report information on an anonymous basis, they may use cookies to gather web trend information. The information gathered may enable Pearson (but not the third party web trend services) to link information with application and system log data. Pearson uses this information for system administration and to identify problems, improve service, detect unauthorized access and fraudulent activity, prevent and respond to security incidents, appropriately scale computing resources and otherwise support and deliver this site and its services.

Cookies and Related Technologies

This site uses cookies and similar technologies to personalize content, measure traffic patterns, control security, track use and access of information on this site, and provide interest-based messages and advertising. Users can manage and block the use of cookies through their browser. Disabling or blocking certain cookies may limit the functionality of this site.

Do Not Track

This site currently does not respond to Do Not Track signals.

Security


Pearson uses appropriate physical, administrative and technical security measures to protect personal information from unauthorized access, use and disclosure.

Children


This site is not directed to children under the age of 13.

Marketing


Pearson may send or direct marketing communications to users, provided that

  • Pearson will not use personal information collected or processed as a K-12 school service provider for the purpose of directed or targeted advertising.
  • Such marketing is consistent with applicable law and Pearson's legal obligations.
  • Pearson will not knowingly direct or send marketing communications to an individual who has expressed a preference not to receive marketing.
  • Where required by applicable law, express or implied consent to marketing exists and has not been withdrawn.

Pearson may provide personal information to a third party service provider on a restricted basis to provide marketing solely on behalf of Pearson or an affiliate or customer for whom Pearson is a service provider. Marketing preferences may be changed at any time.

Correcting/Updating Personal Information


If a user's personally identifiable information changes (such as your postal address or email address), we provide a way to correct or update that user's personal data provided to us. This can be done on the Account page. If a user no longer desires our service and desires to delete his or her account, please contact us at customer-service@informit.com and we will process the deletion of a user's account.

Choice/Opt-out


Users can always make an informed choice as to whether they should proceed with certain services offered by InformIT. If you choose to remove yourself from our mailing list(s) simply visit the following page and uncheck any communication you no longer want to receive: www.informit.com/u.aspx.

Sale of Personal Information


Pearson does not rent or sell personal information in exchange for any payment of money.

While Pearson does not sell personal information, as defined in Nevada law, Nevada residents may email a request for no sale of their personal information to NevadaDesignatedRequest@pearson.com.

Supplemental Privacy Statement for California Residents


California residents should read our Supplemental privacy statement for California residents in conjunction with this Privacy Notice. The Supplemental privacy statement for California residents explains Pearson's commitment to comply with California law and applies to personal information of California residents collected in connection with this site and the Services.

Sharing and Disclosure


Pearson may disclose personal information, as follows:

  • As required by law.
  • With the consent of the individual (or their parent, if the individual is a minor)
  • In response to a subpoena, court order or legal process, to the extent permitted or required by law
  • To protect the security and safety of individuals, data, assets and systems, consistent with applicable law
  • In connection the sale, joint venture or other transfer of some or all of its company or assets, subject to the provisions of this Privacy Notice
  • To investigate or address actual or suspected fraud or other illegal activities
  • To exercise its legal rights, including enforcement of the Terms of Use for this site or another contract
  • To affiliated Pearson companies and other companies and organizations who perform work for Pearson and are obligated to protect the privacy of personal information consistent with this Privacy Notice
  • To a school, organization, company or government agency, where Pearson collects or processes the personal information in a school setting or on behalf of such organization, company or government agency.

Links


This web site contains links to other sites. Please be aware that we are not responsible for the privacy practices of such other sites. We encourage our users to be aware when they leave our site and to read the privacy statements of each and every web site that collects Personal Information. This privacy statement applies solely to information collected by this web site.

Requests and Contact


Please contact us about this Privacy Notice or if you have any requests or questions relating to the privacy of your personal information.

Changes to this Privacy Notice


We may revise this Privacy Notice through an updated posting. We will identify the effective date of the revision in the posting. Often, updates are made to provide greater clarity or to comply with changes in regulatory requirements. If the updates involve material changes to the collection, protection, use or disclosure of Personal Information, Pearson will provide notice of the change through a conspicuous notice on this site or other appropriate way. Continued use of the site after the effective date of a posted revision evidences acceptance. Please contact us if you have questions or concerns about the Privacy Notice or any objection to any revisions.

Last Update: November 17, 2020