Home > Articles > Hardware

  • Print
  • + Share This
This chapter is from the book

1.5 References

1. J. E. Lilienfeld, U.S. Patent 1,745,175 (1930).

2. O. Heil, U.S. Patent 439,457 (1935).

3. D. Kahng and M. M. Atalla, "Silicon-Silicon Dioxide Field Induced Surface Devices," IRE Solid-State Devices Res. Conf., Carnegie Institute of Technology, Pittsburgh, Pa., 1960.

4. H. Momose, H. Shibata, Y. Mizutani, K. Kanzaki, and S. Kohyama, "High Performance 1.0 _m N-Well CMOS/Bipolar Technology," Symp. VLSI Technology, Tech. Dig., pp. 40–41, 1983.

5. I. Walezyk and J. Rubinstein, "A Merged CMOS/Bipolar VLSI Process," IEEE IEDM, Tech. Dig., pp. 59–62, 1983.

6. J. Mayamoto, S. Saitoh, H. Homose, H. Shibata, K. Kanzaki, and S. Kohyama, "A 1.0 _m N-Well CMOS/Bipolar Technology for VLSI Circuits," IEEE IEDM, Tech. Dig., pp. 63–66, 1983.

7. H. C. Lin, J. C. Ho, R. R. Iyer, and K. Kwong, "CMOS-Bipolar Transistor Structure," IEEE Trans. Electron Devices, Vol. ED-6, No. 11, pp. 945–951, 1969.

8. H. Higuchi, G. Kitsukawa, T. Ikeda, Y. Nishio, N. Sasaki, and K. Ogiue, "Performance and Structures of Scale-Down Bipolar Devices Merged with CMOSFETs," IEEE IEDM, Tech. Dig., pp. 694–697, 1984.

9. A. R. Alvarez, P. Meller, and B. Tien, "2 _m Merged Bipolar-CMOS Technology," IEEE IEDM, Tech. Dig., pp. 761–764, 1984.

10. T. Ikeda, T. Nagano, N. Momma, K. Miyata, H. Higuchi, M. Odaka, and K. Ogiue, "Advanced BiCMOS Technology for High Speed VLSI," IEEE IEDM, Tech. Dig., pp. 408–411, 1986.

11. H. Iwai, G. Sasaki, Y. Unno, Y. Niitsu, M. Norishima, Y. Sugimoto, and K. Kanzaki, "0.8 _m BiCMOS Technology with fT Ion-Implanted Emitter Bipolar Transistor," IEEE IEDM, Tech. Dig., pp. 28–31, 1987.

12. J. Miyamoto, S. Saitoh, H. Momose, H. Shibata, K. Kanzaki, and T. Iizuka, "A 28 ns CMOS RAM with Bipolar Sense Amplifiers," IEEE ISSCC, Tech. Dig., pp. 245–248, 1984.

13. M. Takada, K. Nakamura, and T. Yamazaki, "High Speed Submicron BiCMOS Memory," IEEE Trans. Electron Devices, Vol. 42, No. 3, pp. 497–505, March 1995.

14. T. Kobayashi and T. Sakurai, "Self-Adjusting Threshold Voltage Scheme (SATS) for Low Voltage High Speed Operation," IEEE CICC Proc., pp. 271–274, 1994.

15. Y. Mii, S. Wind, Y. Taur, Y. Lii, D. Klaus, and J. Bucchigano, "An Ultra-Low Power 0.1 μm CMOS," Symp. VLSI Technology, Tech. Dig., pp. 9–10, 1994.

16. W. H. Chang, B. Davaari, M. R. Wordeman, Y. Taur, C. C. H. Hsu, and D. Rodriguez, "A High Performance 0.25 _m CMOS Technology (I) & (II)," IEEE Trans. Electron Devices, Vol. 39, No. 4, pp. 959–967, 1992.

17. The National Technology Roadmap for Semiconductor, SIA Handbook, 1997.

18. S. Shukuri, A. Watanabe, R. Izawa, T. Nagano, and E. Takeda, "The Guiding Principle for BiCMOS Scaling in ULSIs," Symp. VLSI Technology, Tech. Dig., pp. 53–54, 1989.

19. A. Bellaouar, S. H. K. Embabi, and M. I. Elmasry, "Scaling of Digital BiCMOS Circuits," IEEE J. Solid-State Circuits, Vol. 25, No. 4, pp. 932–941, 1990.

20. G. P. Rossel and R. W. Dutton, "Scaling Rules for Bipolar Transistors in BiCMOS Circuits," IEEE IEDM, Tech. Dig., pp. 795–798, 1989.

21. D. Liu et al., "Power Consumption Estimation in CMOS VLSI Chips," IEEE J. Solid State Circuits, Vol. 29, No. 6, pp. 663–670, June 1994.

22. E. Kusse, "Analysis and Circuit Design for Low Power Programmable Logic Modules," M.S. thesis, Univ. Calif., Berkeley, 1997.

23. B. Gunning et al., "A CMOS Low-Voltage-Swing Transmission-Line Transceiver," IEEE ISSCC Dig. Tech. Papers, pp. 58–59, Feb. 1992.

24. E. Musoll et al., "Working-Zone Encoding for Reducing the Energy in Microprocessor Address Busses," IEEE Trans. VLSI Syst., Vol. 6, No. 12, pp. 568–572, Dec. 1998.

25. H. Zhang and J. Rabaey, "Low-Swing Interconnect Interface Circuits," Proc. 1998 Intl. Symp. Low-Power Electronic Devices, Monterey, Calif., Aug. 1998, pp. 161–166.

26. Y. Nakagome et al., "Sub-1 V Swing Internal Bus Architecture for Future Low-Power USLI's," IEEE J. Solid State Circuits, Vol. 28, pp. 414–419, April 1993.

27. M. Hiraki et al., "Data Dependent Logic Swing Internal Bus Architecture for Ultra Low-Power LSI's," IEEE J. Solid State Circuits, Vol. 30, No. 4, pp. 397–402, April 1995.

28. H. Yamauchi et al., "An Asymptotically Zero Power Charge-Recycling Bus Architecture for Battery-Operated Ultra-High Data Rate ULSI's," IEEE J. Solid-State Circuits, Vol. 30, No. 4, pp. 423–431, April 1995.

29. R. Colsham and B. Jaroun, "A Novel Reduced Swing CMOS BUS Interface Circuit for High-Speed Low-Power VLSI Systems," Proc. IEEE Intl. Symp. Circuits and Systems, Vol. 4, pp. 351–354, May 1994.

30. J. Rabaey, Digital Integrated Circuits, Prentice Hall, Englewood Cliffs, N.J., 1996.

31. T. Burd, "Energy Efficient Processor System Design," Ph.D. dissertation, Univ. Calif., Berkeley, 1998.

32. G. Shahidi et al., "Partially-Depleted SOI Technology for Digital Logic," Proc. IEEE Int. Solid-State Circuits Conf., pp. 426–427, Feb. 1999.

33. H. S. P. Wong, D. J. Frank, P. M. Solomon, C. H. J. Wann, and J. J. Welser, "Nanoscale CMOS," Proc. of IEEE, Vol. 87, No. 4, pp. 537–570, April 1999.

34. Y. Taur, C. H. Wann, and D. J. Frank, "25-nm CMOS Design Considerations," IEEE IEDM Tech. Dig., pp. 789–792, 1998.

35. J. H. Stathis and D. J. DiMaria, "Reliability Projection for Ultra-Thin Oxides at Low Voltage," IEEE IEDM Tech. Dig., pp.167–170, 1998.

36. M. T. Bohr, "Interconnect Scaling—The Real Limiter to High Performance ULSI," IEEE IEDM Tech. Dig., pp. 241–244, Dec. 1995.

37. D. Pramanik, "Aluminum-Based Metallurgy for Global Interconnects," MRS Bulletin, Metallization for Integrated Circuit Manufacturers, Vol. XX, No. 11, pp. 57–60, Nov. 1995.

38. R. L Jackson, E. Broadbent, T. Cacouris, A. Harrus, M. Biberger, E. Patton, and T. Welsh, "Processing and Integrations of Copper Interconnects," Damascus Technical Paper, Novellus homepage (http://www.damascus.novellus.com damascus/index.htm), Novellus Systems, San Jose. Calif.

39. R. Mehra et al., "A Partitioning Scheme for Optimizing Interconnect Power," IEEE J. Solid-State Circuits, Vol. 32, No. 3, pp. 433–443, March 1997.

40. E. De Man and M. Schobinger, "Power Dissipation in the Clock System of Highly Pipelined ULSI CMOS Circuits," 1994 International Workshop on Low Power Design, pp. 133–138, April 1994.

41. D. Liu and C. Svensson, "Power Consumption Estimation in CMOS VLSI Chips," IEEE J. Solid-State Circuits, Vol. 29, No. 6, pp. 663–670, June 1994.

42. H. J. Chao and C. Johnston, "Behaviour Analysis of CMOS Flip-Flops," IEEE J. Solid-State Circuits, Vol. 24, No. 5, pp. 1454–1458, Oct. 1989.

43. S. S. Rofail and K. S. Yeo, Low-Voltage, Low-Power Digital BiCMOS Circuits: Circuit Design, Comparative Study and Sensitivity Analysis, Prentice Hall, Upper Saddle River, N.J., 2000.

  • + Share This
  • 🔖 Save To Your Account