Home > Store > Engineering > General Engineering & Hardware

MIPS RISC Architecture, 2nd Edition

Register your product to gain access to bonus material or receive a coupon.

MIPS RISC Architecture, 2nd Edition

Book

  • Your Price: $89.25
  • List Price: $105.00
  • Available on demand.

About

Features

  • describes the user Instruction Set Architecture (ISA), as implemented by the R2000, R3000, R4000, and R6000 (collectively known as the R-Series) processors, together with an extension to this ISA.
  • describes the general characteristics and capabilities of each RISC processor, along with a description of the programming model, memory management unit (MMU), and the registers associated with each processor.
  • includes an overview of the underlying concepts that distinguish RISC architecture from Complex Instruction Set Computer (CISC) architecture.

Description

  • Copyright 1992
  • Dimensions: 7 X 9 1/4
  • Pages: 544
  • Edition: 2nd
  • Book
  • ISBN-10: 0-13-590472-2
  • ISBN-13: 978-0-13-590472-5

A complete reference manual to the MIPS RISC architecture, this book describes the user Instruction Set Architecture (ISA), by the R2000, R3000, R4000, and R6000 (collectively known as the R-Series) processors, together with an extension to this ISA. Focusing on the new R4000 and R6000 chips, this book is organized into two major sections: Chapters 1 through 6 describe the characteristics of the CPU, while Chapter 7 through 9 describe the Floating Point Unit (FPU). This book describes the general characteristics and capabilities of each RISC processor, along with a description of the programming model, memory management unit (MMU), and the registers associated with each processor. Also included is an overview of the underlying concepts that distinguish RISC architecture from Complex Instruction Set Computer (CISC) architecture.

Sample Content

Table of Contents



1. RISC Architecture: An Overview.


2. MIPS Processor Architecture Overview.


3. CPU Instruction Set Summary.


4. Memory Management System.


5. Caches.


6. Exception Processing.


7. FPU Overview.


8. FPU Instruction Set Summary and Instruction Pipeline.


9. Floating Point Exceptions.


Appendixes.


Index.

Updates

Submit Errata

More Information

Unlimited one-month access with your purchase
Free Safari Membership