


faultlist	
a@ 0	a@ 1
b@ 0	b@ 1
e@ 0	e@ 1
f@ 0	f@ 1
r@ 0	r@ 1
t@ 0	t@ 1
s@ 0	s@ 1
c@ 0	c@ 1
16 faults	



Fault Equivalence Table


AND $a@0 = b@0 = z@0$


INV $a@1 = z@0 : a@0 = z@1$

OR $a@1 = b@1 = z@1$

1. Any fault that requires a logic 1 on the output of an AND-gate will also place 1's on inputs
2. Similar analysis exists for all other gate-level elements
3. If one fault is detected, all equivalent faults are detected
4. Fault selection only needs to target one of the equivalent faults

Figure 2-9 Fault Equivalence Example








Figure 2-12 Path Delay Fault






Figure 2-13 Current Fault








Figure 2-16 Vector Compression and Compaction




Figure 2-17 Some Example Design Rules for ATPG

