






Figure 2-3 The ATPG Process
















Figure 2-9 Fault Equivalence Example










Figure 2-12 Path Delay Fault









Figure 2-15 Fault Simulation example






Figure 2-17 Some Example Design Rules for ATPG




Figure 2-18 ATPG Measurables