






Figure 5-1 Introduction to Embedded Core Test and Test Integration











- DFT Drivers During Core Development

Target Market/business — Turnkey versus Customer Design

Target Cost-Performance Profile — Low to High

Potential Packages — Plastic versus Ceramic

Potential Pin Counts

- Core Test Architectures and Interfaces

Direct Access — Mux Out Core Terminals

Add-On Test Wrapper — Virtual Test Socket

Interface Share-Wrapper — Scanned Registered Core I/O

At-Speed Scan Or Logic Built-in Self-test (LBIST)

- Design For Reuse Considerations


Dedicated Core Test Ports — Access Via IC Pins

Reference Clocks — Test and Functional

Test Wrapper — Signal Reduction/No JTAG/No Bidi's

Virtual Test Socket — Vector Reuse

**Figure 5-6** Core Development DFT Considerations



- Core DFT Interface Considerations  
Note — none of this is known a priori

Access to core test ports via IC pins (integration)

I/O port count less restrictive than IC pin count

Impact of routing core signals to the chip edge

- Dedicated test signals to place in test mode
- Number of test signals needed to test core
- Frequency requirements of test signals

**Figure 5-7** DFT Core Interface Considerations





Figure 5-8 DFT Core Interface Concerns



- Core DFT Interface Considerations

Wrapper for interface signal reduction


Wrapper for frequency assessment

Wrapper as frequency boundary

Wrapper as a virtual test socket (for ATPG)

Note: bidirectional functional signals can't cross the boundary if wrapper or scan

Figure 5-9 DFT Core Interface Considerations






Figure 5-11 Slice Isolation Test Wrapper








Figure 5-12 Slice Isolation Test Wrapper Cell









- Core DFT Frequency Considerations

Wrapper for frequency boundary


Test signals designed for low frequency

Package interface designed for high frequency

Wrapper as a multi-frequency ATPG test socket

Note: functional high/low frequency signals can cross the wrapper—the test I/F is the concern

**Figure 5-16** DFT Core Interface Frequency Considerations







Figure 5-18 Core Test Economics






Figure 5-20 Isolated Scan-Based Core-Testing





Figure 5-21 Scan Testing the Non-Core Logic







Figure 5-23 Memory Testing the Device






Figure 5-25 Test Program Components

- **Receiving Core DFT Specification**
- **Driven by Fab and Integration Requirements**
- **Core DFT Specification Items**
  - **Test Mix**
  - **Style of Test**
  - **Maximum Number of Integration Signals**
  - **Minimum-Maximum Test Frequency**
  - **Maximum Vector Sizing**
  - **Minimum Fault Coverage**
  - **Clock Source**

**Figure 5-26** Selecting or Receiving a Core

- **Core Test Driven by Cost-of-Test and TTM**
- **Two Concerns: Reuse and Integration**
- **Reuse: Interface, Clocks, Test Features**
  - number of dedicated test signal
  - size of test integration interface
  - ability to test interface timing
  - no functional bidirectional ports
  - specifications and vectors based on clock-in
  - specifications and vectors based on clock-out
  - ability to stop clock for retention or Iddq
  - number of clock domains
  - at-speed full scan
  - at-speed memory BIST
  - use of a scan test wrapper
  - self-defaulting safety logic
- **Integration: Core Connections, Chip Test Modes**
  - simple core integration
  - reuse of pre-existing vectors
  - application of test signal defaults
  - shared resources (pins and control logic)
  - shared testing (parallel scheduling)
  - chip level test controller

Figure 5-27 Embedded Core DFT Summary