



Figure 3-1 Introduction to Scan-based Testing









Figure 3-4 Flip-Flop versus Scan Flip-Flop







Figure 3-5 Example Set-Scan Flip-Flops





The scan cell provides observability and controllability of the signal path by conducting the four transfer functions of a scan element.


Operate: D to Q through port a of the input multiplexer:
allows normal transparent operation of the element.

Scan Sample: D to SDO through port a of the input multiplexer:
gives observability of logic that fans into the scan element.

Scan Load/Shift: SDI to SDO through the b port of the multiplexer:
used to serially load/shift data into the scan chain while simultaneously unloading the last sample.

Scan Data Apply: SDI to Q through the b port of the multiplexer:
allows the scan element to control the value of the output, thereby controlling the logic driven by Q.

Figure 3-7 Scan Element Operations










Figure 3-9 Example Scan Testing Timing









An Example Using a Chip with 1000 Scan Bits and 5 Scan Vectors
 Red Space Is **Wasted** Tester Memory



Each Vector is 1000 Bits Long
 So 5 Vectors Are 5000 Bits of Tester Memory




Each Vector Is 180 Bits Long—So 900 Bits of Tester Memory
 Differences from Longest Chain (180) Are Full of X's—Wasted Memory



Each Vector Is 100 Bits Long—So 500 Bits of Tester Memory
 No **Wasted** Memory Space

Figure 3-13 Multiple Scan Chains



- Scan Bypass Clocks
- Scan Testing an On-Chip Clock Source





Figure 3-15 Clocking and Scan



Basic Netlist Scan Insertion

Element Substitution

Ports, Routing & Connection of SE

Ports, Routing & Connection of SDI-SDO

Extras

Tristate “Safe Shift” Logic

Asynchronous “Safe Shift” Logic

Gated-Clock “Safe Shift” Logic

Multiple Scan Chains

Scan-Bit Re-Ordering

Clock Considerations





Figure 3-17 DC Scan Insertion



Scan Fail Data Presented at Chip Interface Automatically Implicates the Cone of Logic at One Flip-Flop




Figure 3-18 Stuck-At Scan Diagnostics


Basic Purpose


- Frequency Assessment
- Pin Specifications
- Delay Fault Content


Cost Drivers


- No Functional Vectors
- Fewer Overall Vectors
- Deterministic Grade

Figure 3-19 At-Speed Scan Goals












Figure 3-25 Scan Insertion for At-Speed Scan




Figure 3-26 Critical Paths for At-Speed Testing

Polynomial: $X^3 + X + 1 = X^3 + X^1 + X^0 = 2^3 + 2^1 + 2^0 = 11$




Figure 3-27 Logic BIST

Scan Testing Methodology

Advantages

Direct Observability of Internal Nodes
Direct Controllability of Internal Nodes
Enables Combinational ATPG
More Efficient Vectors
Higher Potential Fault Coverage
Deterministic Quality Metric
Efficient Diagnostic Capability
AC and DC Compliance

Concerns

Safe Shifting
Safe Sampling
Power Consumption
Clock Skew
Design Rule Impact on Budgets

Figure 3-28 Scan Test Fundamentals Summary