


The goal over time is to reduce the cost of manufacturing the product by reducing the per-part recurring costs:

- reduction of silicon cost by increasing volume and yield, and by die size reduction (process shrinks or more efficient layout)
- reduction of packaging cost by increasing volume, shifting to lower cost packages if possible (e.g., from ceramic to plastic), or reduction in package pin count
- reduction in cost of test by:
 - reducing the vector data size
 - reducing the tester sequencing complexity
 - reducing the cost of the tester
 - reducing test time
 - simplifying the test program

Figure 1-1 Cost of Product



WHY TEST?

Reasons

Measurement
of Defects &
Quality Level

Incoming
Inspection
Contractual

Perceived
Product Quality
by Customer

Reliability
Requirement
Contractual

Pro & Con Perceptions of DFT

Eases
Generation of
Vectors

Adds Complexity
to Design
Methodology

Eases
Diagnosis
& Debugging

Impacts
Design Power
& Package Pins

Provides a
Deterministic
Quality Metric


Impacts
Design Speed or
Performance

Reduces
the Cost
of Test

Adds to
Silicon
Area

Figure 1-3 Why Test?

DEFINITION of TESTING



EXAMPLE








Figure 1-4 Definition of Testing









The chip will be accessed by the tester at its pins only


A custom (load) board will be made for this purpose


Each pin has a limited number of bits available (e.g., 2 MB)

The test program (set of vectors and tester control) will be applied at tester speed (may be less than actual chip speed)

The primary goal of manufacturing test is structural verification

Figure 1-8 Manufacturing Test Load Board





DC Pin Parametrics
Test Logic Verification
DC Logic Stuck-At
DC Logic Retention
AC Logic Delay
AC Frequency Assessment
AC Pin Specification
Memory Testing
Memory Retention
Idd and Iddq
Specialty Vectors
Analog Functions
Test Escapes

The Venn circles are examples of DC fault coverages of some of the vector classifications in the test program

Some of the fault coverages overlap

Vector reduction can be accomplished by removing overlap or by combining vector sets




Figure 1-11 Test Program Components