




**Figure 5-1** Introduction to Embedded Core Test and Test Integration









## Business Deliverables

1. The Core
2. The Specification or Data Sheet
3. The Various Models
4. The Integration Guide
5. The Reuse Vectors

**Figure 5-4** Reuse Core Deliverables





- DFT Drivers During Core Development

Target Market/business — Turnkey versus Customer Design

Target Cost-Performance Profile — Low to High

Potential Packages — Plastic versus Ceramic

Potential Pin Counts

- Core Test Architectures and Interfaces

Direct Access — Mux Out Core Terminals

Add-On Test Wrapper — Virtual Test Socket

Interface Share-Wrapper — Scanned Registered Core I/O

At-Speed Scan Or Logic Built-in Self-test (LBIST)

- Design For Reuse Considerations


Dedicated Core Test Ports — Access Via IC Pins

Reference Clocks — Test and Functional

Test Wrapper — Signal Reduction/No JTAG/No Bidi's

Virtual Test Socket — Vector Reuse

**Figure 5-6** Core Development DFT Considerations



- Core DFT Interface Considerations  
Note — none of this is known a priori

Access to core test ports via IC pins (integration)

I/O port count less restrictive than IC pin count

Impact of routing core signals to the chip edge

- Dedicated test signals to place in test mode
- Number of test signals needed to test core
- Frequency requirements of test signals

**Figure 5-7** DFT Core Interface Considerations





Figure 5-8 DFT Core Interface Concerns





- Core DFT Interface Considerations

Wrapper for interface signal reduction

Wrapper for frequency assessment

Wrapper as frequency boundary

Wrapper as a virtual test socket (for ATPG)

Note: bidirectional functional signals can't cross the boundary if wrapper or scan

**Figure 5-9** DFT Core Interface Considerations





Figure 5-10 Registered Isolation Test Wrapper










Figure 5-12 Slice Isolation Test Wrapper Cell








- DFT Considerations

Can't Support Bidirectional Core Ports  
Input and Reference Clocks

Figure 5-15 Other Core Interface Signal Concerns



- Core DFT Frequency Considerations

Wrapper for frequency boundary

Test signals designed for low frequency


Package interface designed for high frequency

Wrapper as a multi-frequency ATPG test socket

Note: functional high/low frequency signals can cross the wrapper—the test I/F is the concern

**Figure 5-16** DFT Core Interface Frequency Considerations





### • Core DFT Goals and Features

#### Embedded Memory Test by MBIST

- Few Signals — High Coverage — Less Test Time
- Bitmap Characterization Support

#### Structure by Stuck-At Scan

- High Coverage — Fewer Vectors — Ease of Application

#### Frequency by At-Speed Scan (Path & Transition Delay)

- Deterministic — Fewer Vectors — Ease of Application

#### Reuse of Core Patterns Independent of Integration

#### Test Insulation from Customer Logic

#### Embedded Core I/O Timing Specifications with Wrapper

#### Minimize Test Logic Area Impact


#### Minimize Test Logic Performance Penalty

#### DFT Scannability Logic

- Full-Scan Single-Edge Triggered MUX DFF
- Tristate Busses - Contention/Float Prevention
- Negedge Inputs and Outputs

#### Iddq—No Active Logic and Clock Stop Support

Figure 5-17 A Reuse Embedded Core's DFT Features



- **Core Economic Considerations**

Test Integration (Time-to-Market)

Core Area and Routing Impact (Silicon/Package Cost)

Core Power and Frequency Impact (Package/Pin Cost)

Core Test Program Time/Size/Complexity (Tester Cost)








Figure 5-18 Core Test Economics













Figure 5-23 Memory Testing the Device



- Chip-level DFT integration considerations each core/vector set must have:
  1. Power Rating during Test
  2. Frequency/Data Rate of Test Vectors
  3. Fault Coverage of the Test Vectors
  4. Required Test Architecture to Reuse Vectors
  5. ATPG Test Wrapper or Encrypted Sim Model
  6. The Vector Set's Format
  7. The Vector Set Sizing

**Figure 5-24** DFT Integration Architecture






Figure 5-25 Test Program Components

- **Receiving Core DFT Specification**
- **Driven by Fab and Integration Requirements**
- **Core DFT Specification Items**
  - Test Mix
  - Style of Test
  - Maximum Number of Integration Signals
  - Minimum-Maximum Test Frequency
  - Maximum Vector Sizing
  - Minimum Fault Coverage
  - Clock Source

**Figure 5-26** Selecting or Receiving a Core

- **Core Test Driven by Cost-of-Test and TTM**
- **Two Concerns: Reuse and Integration**
- **Reuse: Interface, Clocks, Test Features**
  - number of dedicated test signal
  - size of test integration interface
  - ability to test interface timing
  - no functional bidirectional ports
  - specifications and vectors based on clock-in
  - specifications and vectors based on clock-out
  - ability to stop clock for retention or Iddq
  - number of clock domains
  - at-speed full scan
  - at-speed memory BIST
  - use of a scan test wrapper
  - self-defaulting safety logic
- **Integration: Core Connections, Chip Test Modes**
  - simple core integration
  - reuse of pre-existing vectors
  - application of test signal defaults
  - shared resources (pins and control logic)
  - shared testing (parallel scheduling)
  - chip level test controller

**Figure 5-27** Embedded Core DFT Summary