

Figure 4-1 Introduction to Memory Testing




Figure 4-2 Memory Types




Figure 4-3 Simple Memory Organization




Figure 4-4 Memory Design Concerns




Figure 4-5 Memory Integration Concerns









Figure 4-6 Embedded Memory Test Methods


























































Figure 4-27 ROM BIST

### *Memory Testing Fundamentals Summary*

**Memory Testing Is Defect-Based**

**Memory Testing Is Algorithmic**

**Different Types of Memories—Different Algorithms**

**A Memory Fault Model Is Wrong Data on Read**

**Memory Testing Relies on Multiple-Clue Analysis**

**A Memory Test Architecture May CoExist with Scan**

**A Memory Can Block Scan Test Goals**

**Modern Embedded Memory Test Is BIST-Based**

**BIST Is the Moving of the Tester into the Chip**

**BIST-Based Testing Allows Parallelism**

**Parallel Testing Impacts Retention Testing**

**Parallel Testing Impacts Power Requirements**

**Parallel Testing Requires Chip-Level Integration**

**Figure 4-28** Memory Test Summary