

Figure 4-1 Introduction to Memory Testing





Figure 4-2 Memory Types






Figure 4-4 Memory Design Concerns









Figure 4-5 Memory Integration Concerns


**Figure 4-6** Embedded Memory Test Methods












Blue: Pass


Red: Fail

Column
Data Fault


Physical Memory Organization

Row Address
Fault

Logical Memory Organization


Stuck-At
Bit Faults


Physical Memory Organization


Bridged
Cell Faults


Physical Memory Organization


Figure 4-12 Memory Bit Mapping























INPUTS

Invoke: invoke the BIST (apply muxes and release reset)

Retention: enable retention algorithm and pause

Release: discontinue and release pause

Bitmap: enable bitmap output on fail occurrence

OUTPUTS


Fail: sticky fail flag—dynamic under bitmap


Done: operation of BIST is complete


Bitmap_out: fail data under bitmap

Hold_out: indication of pause

Figure 4-21 An Example Memory BIST







Invoke: global signal invokes bank 1 BIST

Reset: global signal holds bank 1 BIST in reset

Bitmap: global signal that enables BIST debug

Hold_#: paired hold signals to place memories in retention or to select which memory is displayed during debug

done: bank n memory BISTs have completed

fail: any memory BIST has detected a fault or a failure

diag_out: the memory BIST not in hold will present debug data

Figure 4-24 Banked Operation






Figure 4-25 LFSR-Based Memory BIST





Memory Testing Fundamentals Summary

Memory Testing Is Defect-Based

Memory Testing Is Algorithmic

Different Types of Memories—Different Algorithms

A Memory Fault Model Is Wrong Data on Read

Memory Testing Relies on Multiple-Clue Analysis

A Memory Test Architecture May CoExist with Scan

A Memory Can Block Scan Test Goals

Modern Embedded Memory Test Is BIST-Based

BIST Is the Moving of the Tester into the Chip

BIST-Based Testing Allows Parallelism

Parallel Testing Impacts Retention Testing

Parallel Testing Impacts Power Requirements

Parallel Testing Requires Chip-Level Integration

Figure 4-28 Memory Test Summary