

The chip will be accessed by the tester at its pins only


A custom (load) board will be made for this purpose


Each pin has a limited number of bits available (e.g., 2 MB)

The test program (set of vectors and tester control) will be applied at tester speed (may be less than actual chip speed)

The primary goal of manufacturing test is structural verification

Figure 1-8 Manufacturing Test Load Board





DC Pin Parametrics
Test Logic Verification
DC Logic Stuck-At
DC Logic Retention
AC Logic Delay
AC Frequency Assessment
AC Pin Specification
Memory Testing
Memory Retention
Idd and Iddq
Specialty Vectors
Analog Functions
Test Escapes

The Venn circles are examples of DC fault coverages of some of the vector classifications in the test program

Some of the fault coverages overlap

Vector reduction can be accomplished by removing overlap or by combining vector sets




Figure 1-11 Test Program Components