Home > Store

Verilog HDL (paperback), 2nd Edition

Register your product to gain access to bonus material or receive a coupon.

Verilog HDL (paperback), 2nd Edition


  • Your Price: $97.75
  • List Price: $115.00
  • Usually ships in 24 hours.



  • NEW - Fully updated for the latest versions of Verilog HDL.
    • Helps students gain mastery over Verilog HDL's most important new features and capabilities.

  • Broad coverage, from the fundamentals to the state-of-the-art–Logically progresses from basic techniques for building and simulating small Verilog models to advanced techniques for constructing tomorrow's most sophisticated digital designs.
    • Gives students a single source for all they need to know about Verilog HDL, from introductory-level techniques to the leading edge.

  • Extensive examples, illustrations, and exercises–Illuminates every aspect of Verilog HDL design with practical examples and hands-on exercises.
    • Gives students maximum visual support and hands-on practice for mastering Verilog HDL rapidly, and retaining what they've learned.

  • Learning objectives and summaries in every chapter–Includes many features designed to promote easier learning and deeper mastery.
    • Helps students prepare to learn new concepts, and then review what they have learned.

  • CD-ROM–SILOS III simulation environment by Simucad, Inc.
    • Verilog simulator with a graphic users interface and the source code for examples in the book.


  • Copyright 2003
  • Pages: 496
  • Edition: 2nd
  • Book
  • ISBN-10: 0-13-259970-8
  • ISBN-13: 978-0-13-259970-2

VERILOG HDL, Second Editionby Samir PalnitkarWith a Foreword by Prabhu Goel

Written forboth experienced and new users, this book gives you broad coverage of VerilogHDL. The book stresses the practical design and verification perspective ofVerilog rather than emphasizing only the language aspects. The informationpresented is fully compliant with the IEEE 1364-2001 Verilog HDL standard.

Among its many features, this edition–

  • Describes state-of-the-art verification methodologies

  • Provides full coverage of gate, dataflow (RTL), behavioral and switch modeling

  • Introduces you to the Programming Language Interface (PLI)

  • Describes logic synthesis methodologies

  • Explains timing and delay simulation

  • Discusses user-defined primitives

  • Offers many practical modeling tips

Includes over 300 illustrations, examples, and exercises, and a Verilog resource list.Learning objectives and summaries are provided for each chapter.

About the CD-ROM

The CD-ROM contains a Verilog simulator with agraphical user interface and the source code for the examples in the book.

Whatpeople are saying about Verilog HDL

“Mr.Palnitkar illustrates how and why Verilog HDL is used to develop today’smost complex digital designs. This book is valuable to both the novice and theexperienced Verilog user. I highly recommend it to anyone exploring Verilogbased design."

–RajeevMadhavan, Chairman and CEO, Magma Design Automation

“Thisbook is unique in its breadth of information on Verilog and Verilog-relatedtopics. It is fully compliant with the IEEE 1364-2001 standard, contains allthe information that you need on the basics, and devotes several chapters toadvanced topics such as verification, PLI, synthesis and modelingtechniques.”

–MichaelMcNamara, Chair, IEEE 1364-2001 Verilog Standards Organization

Thishas been my favorite Verilog book since I picked it up in college. It is theonly book that covers practical Verilog. A must have for beginners andexperts.”

–BerendOzceri, Design Engineer, Cisco Systems, Inc.

“Simple,logical and well-organized material with plenty of illustrations, makes this anideal textbook.”

–Arun K. Somani, Jerry R. Junkins Chair Professor,Department of Electrical and Computer Engineering, Iowa State University, Ames


Professional Technical Reference

Upper Saddle River, NJ 07458


ISBN: 0-13-044911-3

Sample Content

Table of Contents

(NOTE: Each chapter concludes with a Summary and Exercises.)

About the Author.





1. Overview of Digital Design with Verilog HDL.

Evolution of Computer-Aided Digital Design. Emergence of HDLs. Typical Design Flow. Importance of HDLs. Popularity of Verilog HDL. Trends in HDLs. 2. Hierarchical Modeling Concepts.

Design Methodologies. 4-bit Ripple Carry Counter. Modules. Instances. Components of a Simulation. Example. 3. Basic Concepts.

Lexical Conventions. Data Types. System Tasks and Compiler Directives. 4. Modules and Ports.

Modules. Ports. Hierarchical Names. 5. Gate-Level Modeling.

Gate Types. Gate Delays. 6. Dataflow Modeling.

Continuous Assignments. Delays. Expressions, Operators, and Operands. Operator Types. Examples. 7. Behavioral Modeling.

Structured Procedures. Procedural Assignments. Timing Controls. Conditional Statements. Multiway Branching. Loops. Sequential and Parallel Blocks. Generate Blocks. Examples. 8. Tasks and Functions.

Difference between Tasks and Functions. Tasks. Functions. 9. Useful Modeling Techniques.

Procedural Continuous Assignments. Overriding Parameters. Conditional Compilation and Execution. Time Scales. Useful System Tasks.


10. Timing and Delays.

Types of Delay Models. Path Delay Modeling. Timing Checks. Delay Back-Annotation. 11. Switch Level Modeling.

Switching-Modeling Elements. Examples. 12. User-Defined Primitives.

UDP basics. Combinational UDPs. Sequential UDPs. UDP Table Shorthand Symbols. Guidelines for UDP Design. 13. Programming Language Interface.

Uses of PLI. Linking and Invocation of PLI Tasks. Internal Data Representation. PLI Library Routines. 14. Logic Synthesis with Verilog HDL.

What Is Logic Synthesis? Impact of Logic Synthesis. Verilog HDL Synthesis. Synthesis Design Flow. Verification of the Gate-Level Netlist. Modeling Tips for Logic Synthesis. Example of Sequential Circuit Synthesis. 15. Advanced Verification Techniques.

Traditional Verification Flow. Assertion Checking. Formal Verification.


Appendix A. Strength Modeling and Advanced Net Definitions.

Strength Levels. Signal Contention. Advanced Net Types. Appendix B. List of PLI Routines.

Conventions. Access Routines. Utility (tf_) Routines. Appendix C. List of Keywords, System Tasks and Compiler Directives.

Keywords. System Tasks and Functions. Compiler Directives. Appendix D. Formal Syntax Definition.

Source Text. Declarations. Primitive Instances. Module and Generated Instantiation. UDP Declaration and Instantiation. Behavioral Statements. Specify Section. Expressions. General. Appendix E. Verilog Tidbits.
Appendix F. Verilog Examples.

Synthesizable FIFO Model. Behavioral DRAW Model. Bibliography.


Submit Errata

More Information

Unlimited one-month access with your purchase
Free Safari Membership